Size of Union in SystemVerilog

[HemantP_8236]

In reply to bijal thakkar:

I am using EDA Playground.
code link: SV || Union || $bits() || testing - EDA Playground
The simulator used: Synopsys VCS 2019.06