Simulation performance massively degraded at top level testing

[chr_sue]

In reply to nnn314:

Yes, this is what I mean.
To check this you could also comment-out the DUT instantiation in your toplevel UVM testbench module.