Signal starts in the middle of the clock

SystemVerilog
5

In reply to dave_59:
Thanks for you answer!

yes “the middle of the clock” means the opposite clock edge. (the valid lasts for half clock cycle).

How do I do such sync?

Thanks again!