Signal direction in function

SystemVerilog
,
2

In reply to verif_learner:

Your tool is working fine. ‘a’ was already 10 before calling func2.