In reply to ankitks79:
Without seeing how you generate your clk, we cannot know when rst_n is set relative to the clk. They could both have race conditions if it happens the clk changes at the same time rst_n.
It is usually best to make sure reset changes away from any clock edge.