Sequence Methods :: ended V/S matched

SystemVerilog
,
4

In reply to hisingh:

It does not say, but I do not think it matters. Even if you have multiple clocks, they might be synchronized at certain points.