Seed in Simulation

We use the -seed switch in simulation to reproduce the same result for debug. Suppose there is an update in TB or RTL, do the same seed will reproduce the same result?

https://dvcon-proceedings.org/wp-content/uploads/uvm-random-stability.pdf (worth reading even if you are not using the UVM.