Sampling point of Assertions

SystemVerilog
, ,
2

In reply to sapsharma19:
Hi sapna,
The assertions will be active throughout the simulation.So, it will be checking at every positive edge of the clock.