Reversing a string

SystemVerilog
6

In reply to dave_59:

Hi Dave,

In this case also, s2 was not assigned ant default value. It was an empty string. But how did it accept?