In reply to ben@SystemVerilog.us:
Thanks Ben, indeed your paper does address my concern that both assertions and coverage need to be evaluated before considering a design verification “covered”. Your API example might be the best way to coordinate both of these reports, as you point out it is then simulator-independent. I’m still hoping that I find out that Questa has a way to combine the two results without using an API…