I’m not sure about IP-XACT but I’ve used a work around though. Write a script which will generated the system verilog description for 1 register using either RALGEN(synopsys) or iREGGEN(cadence) and then instantiate it multiple times using the design parameter multiple times in the register block. This is just a workaround but doesn’t exactly attack your problem.