In reply to chandrashekarsg:
SystemVerilog is a compiled language (like C); you cannot build hierarchical references to signal name identifiers from strings. I suggest you use your text editor to replicate the lines of code.
There are other tool specific mechanisms to access signal names by string, but not very efficient. Check with your vendor.