Regarding the assertion checking

SystemVerilog
, , ,
3

In reply to dave_59:

So according to you what should be my setup checker, could you please inform me?

and I hope hold checker is fine right?