Reg model - bugs (ral modle)

In reply to saravanantvs:

Befor complaining about a bug in UVM you should instead correct your register model, because the configure function are badly implemented. You have several overlaps, i.e. different fields are starting at the same bit. The 3rd argument in the configure function defines the beginning of a field.