Range must be bounded by constant expressions

SystemVerilog
10

data_in[7*(j+1)+j:8*j] // while i am doing this in sv this error comes----> Range must be bounded by constant expressions how to get the same functionality