Verification Academy
Randomize a variable
SystemVerilog
Randomize
,
SystemVerilog
dave_59
April 2, 2019, 3:46pm
3
In reply to
Nitin C J
:
See section 18.12 in the 1800-2017 LRM for an explanation and example.
show post in topic