In reply to Bharathy :
In SystemVerilog the initial seed is a 32-bit integer that gets converted to a much larger internal random number generator (RNG) that you can get with get_randstate().
Like any variable, wither it be random or not, you need some file I/O command to view the variable. Or your tool may let you dump values to a database that can be viewed in a GUI.