Verification Academy
RANDC and RAND variables in the same class: the second one should constraint the first one
SystemVerilog
SystemVerilog
alexkidd84
October 22, 2019, 10:16am
4
I guess it’s a replication of this post
link
…
show post in topic