Races between input clk and internal combinational logic?

SystemVerilog
, ,
2

In reply to mkru:

Mixing up blocking and non-blocking assignments within an always_comb is not good coding practice.

  always_comb begin
    v = in;
    not_v <= !in;
    v_or_not_v = v || not_v; // <- potential glitch
  end