In reply to SriGanesh D:
Definitely a race condition, but not sure what you meant by “delta simulation time concept”. The fact that SystemVerilog schedules everything into a queue of active events in nondeterministic manner is called by some a “delta” cycle.