In reply to dave_59:
Hi Dave,
Thanks for the quick reply. I had missed that section 4.9.2. So the short answer is that it would be the Active Region? Which would also create race condition.
In my case it seems like at least using UVM_HDL_FORCE/RELEASE was deterministic, but it would always result in incorrect latching behavior because the seemingly synced forces actually change value before blocking assignments.