Query for UVM phase execution across the hierarchy

In reply to dave_59:

In most of the standard UVM books it is written that
connect phase occurs from bottom to top , so is it
not correct?

I want to know the order of calling of connect_phase
in different uvm components in a test bench architecture.