Prime numbers constraint

SystemVerilog
7

In reply to ABD_91:

Thanks Dave and ABD_91 for the clarification