Preloading memory with UVM

UVM
,
2

In reply to Antonio:

Hi,

As UVM library is implemented with SystemVerilog language, you can use same approach you were using with SV testbench. If memory reside in DUV, in top module use $readmemh(“input.hex”, dut_instance.memory)

1 Like