In reply to hctseng:
You need to be more specific about what you are trying to accomplish. +UVM_TIMEOUT is just safety switch to prevent run-away simulations. A watchdog timer is periodically reset after some event. Perhaps you may want to generate an error, have the test end, and use the traditional extract/report phases.