Physical interface inside a class

SystemVerilog
,
10

can we write class inside module and module inside class
I do know that class is dynamic environment and module is static.
But what can be the consequences.
Thanks