In reply to SV_UVM_Baby:
The UVM’s timeout is just a big red button to hit if your simulation takes up too much time.
We don’t recommend using sub-phases, but if you do, you could call set_timout() at the beginning of each phase to reset the timer.