Verification Academy
Parameterized struct in systemverilog design
SystemVerilog
array-interface-parameterized
,
packed-struct
,
SystemVerilog
sharvil111
June 23, 2017, 7:17am
4
In reply to
dave_59
:
I agree with you. There can be workarounds better methods that can be applied.
show post in topic