Parameterized struct in systemverilog design

In reply to dave_59:

I agree with you. There can be workarounds better methods that can be applied.