Paper: Understanding SVA Degeneracy

SystemVerilog
,
4

In reply to ben@SystemVerilog.us:

IMHO that’s an incorrect argument - tools do flatten the generate/expand macros, etc. and hence statically can spot degenerate sequences. Do you have specific examples of such?

Thanks