Packed structure radomization with constraints

SystemVerilog
,
3

In reply to superUVM:

typedef struct {
int data;
int data1;
} data_type;

class test;

rand data_type m_data;
constraint c_cons {
m_data.data == 1;
m_data.data1 == 2;
}
endclass

Is this allowed?