In reply to muku_383:
Both would be legal interpretations of Verilog scheduling, so the simulator is free to pick.