Verification Academy
Operator &~
SystemVerilog
SystemVerilog
dave_59
January 26, 2016, 7:46am
2
In reply to
suresh M
:
You have the characters reversed.
~&
is a nand.
show post in topic