Once a certain sequence occurs that another seq shouldn't occur till simulation ends

SystemVerilog
,
2

In reply to MICRO_91:
I think you are confusing not( always seq2 ) with always ( not seq2 ). They are not the same.