Non-overlapping operator(|=>) in Assertion property

SystemVerilog
6
  1. A ##1 B ##1 C will pass even if all signals are tied high - not sure if that is what you want…
  2. sequence will be triggered on all clocks as long as these signals are high, leading to performance hit. typically you should qualify triggers with $rose, $fell etc to