Non-overlapping operator(|=>) in Assertion property

SystemVerilog
2

I don’t think there is any such restriction…but not recommended, this will make your assertion complicated, i.e tough to debug and to check for vacuous success
you could break this down into many simpler assertions…