Next Cycle Implication operator does not work

In reply to ben@SystemVerilog.us:

Hi Ben,
Now I’m reading your attached documents, So I think your are trying to tell me about SVA testbench must be conducted on non-blocking domain. so my blocking test sequence in initial statement is wrong.

Please correct me if I wrong.