The create function goes through the UVM factory and checks for registered type or instance overrides. This allows for objects or components to be replaced by derived types using the factory. I would suggest reading up on Factory Pattern, which is a key concept in UVM.
The new function is a SystemVerilog constructor for an object and is called everytime an object is to be created (whether through the factory or not).