Verification Academy
Need to Use Variable in Assertions ## Delay
SystemVerilog
SystemVerilog
aravindbhat
August 13, 2014, 11:42am
6
In reply to
Dharak
:
can we apply the same delay concept inside a sequence ? without the -> operator
show post in topic