Need to Use Variable in Assertions ## Delay

SystemVerilog
11

In reply to ben@SystemVerilog.us:

(rose(a), v=delay+1'b1) |-> first_match((v>0, v=v-1'b1)[*0:] ##1 v==0) ##0 b == 1;

This worked.