Need to assert same SystemVerilog property for all bits of a bitfield

[user49]

In reply to sidmodi:

The easiest way to handle something like this is to write one assertion inside a “generate” statement.
Ben systemverilog.us