Need for the $cast task in System Verilog

SystemVerilog
, ,
11

In reply to Shri Ganesh:

In reply to javatea:
But, this a general query OOPs query for which I am not able to find the answers. I am not interested in UVM as of now.
If you guys know, please share it.

My SystemVerilog OOP course does not discuss the UVM. It provides you with the OOP basics needed to understand the UVM base class library, or any class based testbench you would like to use or construct yourself.