In reply to sbellock:
thank you for you reply
vhdl file is comiled before as vhdl and when i include it in testbench it mention the line where is included then error :near “;”: syntax error, unexpected ‘;’, expecting STRING_LITERAL or a tick-double-quoted string literal.
have you ever had such error ?