In reply to ajithomas003:
SystemVerilog does not allow multiple instances of a class embedded covergroup. You must either declare the covergroup outside the class, or create a separate class with an embedded covergroup, and create multiple instance of that class.