In reply to rdemirci:
The UVM register layer is not only to provide access to the registers in DUT. It is mirror of your DUT registers. If you need register content for instance in a scoreboard, you can simply get this from the testbench without executing a bus access to get the register value from the DUT registers. Additionally the UVM register layer is providing capabilities to hold both models synchronous.