Verification Academy
Merge event
SystemVerilog
actual-interface
,
SystemVerilog
,
event
dave_59
February 16, 2017, 5:17pm
3
In reply to
msshah
:
The first ->trig is definitely a race condition between the two
initial
blocks.
show post in topic