Memory modeling for TEST BENCH

[Chandra_Bhushan_Singh]

In reply to tfitz:

In SOC verification . Memory model need to be modeled in TESTBENCH as system memory , Its like a common problem . In UVM there is nothing to model this memory ??