Makefile error while trying to print uvm topology

I am trying to print the topology for uart ip core, but I am having an error,

vsim -vopt -voptargs=“+acc” -coverage -sva -c -do “log -r /*; run -all; exit” -wlf wave_file1.wlf -l test1.log -sv_seed random work.top “+UVM_TESTNAME=” uart_test

Start time: 11:52:07 on Dec 22,2024

** Note: (vsim-3812) Design is being optimized…

** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.

** Error: (vopt-13130) Failed to find design unit uart_test.

Searched libraries:

work

Optimization failed

** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.

Error loading design

Error loading design

End time: 11:52:08 on Dec 22,2024, Elapsed time: 0:00:01

Errors: 1, Warnings: 1

make: *** [Makefile:39: run_test] Error 12

I tried to check the makefile but it seems to have no error, any help would be appreciated

This Siemens sponsored forum is not for tool related issues. Please refer to your tool documentation or contact your vendor support team for additional assistance.