Main_phase and run_phases in uvm TB

In reply to chr_sue:

In reply to Sv-hustler:
Using main_phase and run_phase in the same UVM testbench together is a bad coding style and might cause problems.

Could you please elaborate on the previous quote, why is this a bad coding style? And what concrete problems or situations can be produced?

Thanks,
-R