Local variable access in class

SystemVerilog
2

In reply to svq:

In OOP, this is known as a friendly member access. See section 8.18 Data hiding and encapsulation in the IEEE 1800-2017 SystemVerilog LRM.