Legal ways to specify the leading clock in SVA

[kilany]

In reply to ben@SystemVerilog.us:

Personally, I always try to avoid it. Thanks for the answer :-)